

Constructive use of metal-semiconductor contact effects in thin-film transistors

Radu A. Sporea

Advanced Technology Institute, University of Surrey, Guildford, GU2 7XH, UK

e-mail: r.a.sporea@surrey.ac.uk

1. Creatively exploring design variables may lead to interesting solutions
 - Electronic device physics
 - Human-environment interaction
 - Paper
2. Industry collaboration increases relevance for academic research
3. Talent is everywhere – taking a chance pays off most of the time







Wonderful things happen here

Surrey is 6th in *The Guardian* league table 2015 and
11th in *The Times* and *Sunday Times Good University
Guide* 2015.





Applications of our research

- Surrey has pioneered the manufacture of small scale satellites, Galileo project
- Space robotics and vehicles
- Propulsion systems and navigation
- Satellite Remote sensing & Disaster Monitoring
- Autonomy and Control Systems
- RemoveDEBRIS from space




Applications of our research

- Computer Vision & Graphics
- Pattern Recognition
- 3D Video and Audio
- Machine Learning and AI
- Biometrics & security
- Digital Signal Processing
- Media content and streaming
- Medical Imaging





What we do: 5G Innovation Centre (5GIC)

The largest international research Centre of Excellence in new generation mobile technologies and Internet of Things (£70m+ investment); in healthcare & dementia care, data and cyber security, and autonomous vehicles



Applications of our research

- All aspect of nanoscience and nanotechnology
- Graphene and new materials
- Functional Nanomaterials
- Energy production and storage
- Solar cells & batteries
- Printable & plastic electronics
- UK Facility for Ion Implantation





Quantum technologies
Photonics
Spintronics

Ion implantation


Nanoelectronics
Flexible and printed

RF and metrology


NPL South Hub

1. Creatively exploring design variables may lead to interesting solutions
 - **Electronic device physics**
 - Human-environment interaction
 - Paper
2. Industry collaboration increases relevance for academic research
3. Talent is everywhere – taking a chance pays off most of the time


The source-gated transistor (SGT)




The source-gated transistor (SGT)




The source-gated transistor (SGT)




The source-gated transistor (SGT)




The source-gated transistor (SGT)




The source-gated transistor (SGT)




The source-gated transistor (SGT)




The source-gated transistor (SGT)



The source-gated transistor (SGT)



The source-gated transistor (SGT)





The source-gated transistor (SGT)






Virtually any material system

Contact barrier (but not necessarily Schottky)

Fully depleted semiconductor at the source

Can be made alongside conventional TFTs





Schottky SGT vs FET


- Low saturation voltage
- Low output conductance (sat.)
- Tolerance to short channel effects
- Tolerance to process variations
- Improved bias stress stability

But...

- Lower ON-current than FETs
- Low ON dynamic range
- High temperature coefficient



2434




IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 57, NO. 10, OCTOBER 2010



Intrinsic Gain in Self-Aligned Polysilicon Source-Gated Transistors

Radu A. Sporea, *Member, IEEE*, Michael J. Trainor, Nigel D. Young, John M. Shannon, and S. Ravi P. Silva





SCIENTIFIC REPORTS

Home For Authors For Referees About Scientific Reports

Search 2014 March Article

SCIENTIFIC REPORTS | ARTICLE OPEN

Source-gated transistors for order-of-magnitude performance improvements in thin-film digital circuits

R. A. Sporea, M. J. Trainor, N. D. Young, J. M. Shannon & S. R. P. Silva

Altmetric score (what's this?)




Tweeted by 4
 On 3 Facebook pages
 Picked up by 3 news outlets




This Altmetric score means that the article is:

- in the 94 percentile (ranked 4,737th) of the 82,649 tracked articles of a similar age in all journals
- in the 92 percentile (ranked 54th) of the 719 tracked articles of a similar age in *Scientific Reports*





Analog: material quality – polycrystalline




Unpublished







Analog: barrier screening





ICFPE 2014



Schottky SGT vs FET

Low saturation voltage
Low output conductance (sat.)

Tolerance to short channel effects
Tolerance to process variations



Improved bias stress stability

But...



Lower ON-current than FETs

Low ON dynamic range

High temperature coefficient






Current injection: modes of operation



CAS 2017, Sinaia

Temperature dependence of drain current on source length





Sporea, R. A. et al., *JAP* **117**, 184502 (2015).

Valletta, A., Mariucci, L., Rapisarda, M. & Fortunato, G., JAP **114**, 064501 (2013).

Shannon, J. M. et al., *IEEE T-ED* **60**, 2444–2449 (2013).

ITC 2016, Hsinchu

Temperature dependence of drain current on source length



Sporea, R. A. et al., *JAP* **117**, 184502 (2015).



Valletta, A., Mariucci, L., Rapisarda, M. & Fortunato, G., *JAP* **114**, 064501 (2013).

Shannon, J. M. et al., *IEEE T-ED* **60**, 2444–2449 (2013).

ITC 2016, Hsinchu

Analog: barrier screening

Simple field relief structures reduce current dependence on temperature



Simple field relief structures reduce current dependence on temperature

Temperature dependence of the current in Schottky-barrier source-gated transistors 

R. A. Sporea¹, M. Overy¹, J. M. Shannon¹ and S. R. P. Silva¹

[+ VIEW AFFILIATIONS](#)



J. Appl. Phys. **117**, 184502 (2015); <http://dx.doi.org/10.1063/1.4921114>

BUY: \$28.00

RENT: \$4.00

[Browse Journals & Magazines > Electron Devices, IEEE Transa ... > Volume:62 Issue:5](#) 

Temperature Effects in Complementary Inverters Made With Polysilicon Source-Gated Transistors



SCIENTIFIC
REPORTS





Altmetric: 16 Views: 605

[More detail >>](#)

Article | [OPEN](#)

Self-Heating Effects In Polysilicon Source Gated Transistors

Summer placements




Science & Environment

School student's cool plastic electronics

By Yasmin Ali
Science reporter, Bradford

🕒 12 September 2015 | Science & Environment

f 🐦 💬 ✉️ Share



SURREY UNIVERSITY

Source gated transistors, like these made on glass at Surrey University, could help deliver flexible electronics

1. Creatively exploring design variables may lead to interesting solutions
 - Electronic device physics
 - **Human-environment interaction**
 - Paper
2. Industry collaboration increases relevance for academic research
3. Talent is everywhere – taking a chance pays off most of the time

**“We interact with the floor every single second of our existence.
Why don’t get any data out of it?”**



1. Creatively exploring design variables may lead to interesting solutions
 - Electronic device physics
 - Human-environment interaction
 - **Paper**
2. Industry collaboration increases relevance for academic research
3. Talent is everywhere – taking a chance pays off most of the time

EPSRC Reference:	EP/P02579X/1					
Title:	Next generation paper					
Principal Investigator:	Frohlich, Professor D					
Other Investigators:	Revill, Dr G		Bober, Professor M		Scarles, Professor C	
	Sporea, Dr RA		Brown, Professor A W			
Researcher Co-Investigators:						
Project Partners:	Bradt Travel Guides		Hewlett Packard		Ifolor Oy	
	Librios		Novacentrix		Otava Publishing Company	
	Private Address		The Emirates Group (UK)			
Department:	Digital World Research Centre					
Organisation:	University of Surrey					
Scheme:	Standard Research					
Starts:	01 October 2017	Ends:	31 March 2020	Value (£):	953,078	
EPSRC Research Topic Classifications:	Computer Graphics & Visual.			Displays		
	Human-Computer Interactions			Recreation/Tourism Geography		
EPSRC Industrial Sector Classifications:	Information Technologies					

Get in tune with your inner engineer

Scientific Section Presidential Address • Talk

Wed 6 Sep • 18:00 – 19:00

*Sallis Benney • Grand Parade
City Centre*

Organised by:

Engineering Scientific Section



1. Creatively exploring design variables may lead to interesting solutions
 - Electronic device physics
 - Human-environment interaction
 - Paper
2. Industry collaboration increases relevance for academic research
3. Talent is everywhere – taking a chance pays off most of the time



Thank you for your attention!

www.surrey.ac.uk
r.a.sporea@surrey.ac.uk

1. Creatively exploring design variables may lead to interesting solutions
 - Electronic device physics
 - Human-environment interaction
 - Paper
2. Industry collaboration increases relevance for academic research
3. Talent is everywhere – taking a chance pays off most of the time

