

# Constructive use of metal-semiconductor contact effects in thin-film transistors

R. A. Sporea

Advanced Technology Institute, Department of Electrical and Electronic Engineering,  
University of Surrey, Guildford, GU2 7XH, United Kingdom  
r.a.sporea@surrey.ac.uk

**Summary:** Conventionally, scientists try to eliminate contact effects in thin-film transistors (TFTs), to improve on-current and turn-on characteristics. Our work focuses on constructive use of contact effects, namely on purposely building in an energy barrier between the metal and the semiconductor, resulting in devices called source-gated transistors (SGTs). While their architecture differs only slightly from conventional TFTs, SGTs can have significantly higher intrinsic gain, increased energy efficiency and tolerance to variations in a range of parameters.

**Keywords:** Thin-film transistor, energy barrier, gain, energy efficiency, large-area electronics.

This talk outlines the operation and behaviour of source-gated thin-film transistors. These devices can be made in any material system if a reliable energy barrier can be built at the source. Figure 1 presents a typical device cross-section.


Figure 2 shows a typical set of output characteristics, illustrating the most notable tell-tale signs of SGT behaviour: low saturation voltage and flat output characteristics over a large range of drain voltage. The distinctly early saturation of SGT drain current is due to device electrostatics, specifically to the channel pinch-off at the source at very low drain voltage [1-3]. As the current is controlled by the source region and not the channel, saturated current has a low dependence on drain voltage, leading to high intrinsic gain, which can be further improved by device optimization [3, 4].

Extending the gate to overlap the source in a staggered electrode configuration (Figure 1) makes possible the selection of the dominant current injection mechanism: (I) over the barrier at the source edge, modulated by the gate-field induced barrier lowering, and (II) ohmic injection in the bulk of the source resulting from the potential difference between the accumulation layer and the contact [5].


Several beneficial consequences arise from the current control mechanism:

- High intrinsic gain [3];
- Low saturation voltage; potentially 10% that of TFT with the same geometry [4];
- As a consequence of the above, lower series voltage drop when biased for the same drain current, when compared to a TFT of identical geometry;
- Tolerance to geometrical variation (source-drain gap, source-gate overlap, semiconductor thickness) [6];
- Increased bias stress stability (e.g. in amorphous silicon [7]);
- Potentially high sensitivity to temperature, if desired by the application [8].

SGTs can be made in a multitude of material systems [2, 3, 9], and, while frequently a Schottky contact is used, the barrier can be realised in various ways, e.g. [10], with behaviour specific to contact physics.



**Fig. 1:** SGT schematic cross-section, after [5].



**Fig. 2:** Typical polysilicon SGT output characteristics, after [3].

In summary, source-gated thin-film transistor offer versatility of design in many material systems, with superior performance uniformity, gain, and energy efficiency, with a trade-off in on-current. Analog as well as digital [11] applications can benefit from these traits.

## Acknowledgements

The author acknowledges the support of the Royal Academy of Engineering of Great Britain through the Academic Research Fellowship (2011-2016).

## References

- [1] J. M. Shannon and E. G. Gerstner, "Source-gated thin-film transistors", *IEEE Electron Dev. Lett.*, 24, no. 6, pp. 405-407, 2003.
- [2] A. Valletta, L. Mariucci, M. Rapisarda, and G. Fortunato, "Principle of operation and modeling of source-gated transistors", *Journal of Applied Physics* 114, 064501, 2013.
- [3] R. A. Sporea, et al., "Intrinsic Gain in Self-Aligned Polysilicon Source-Gated Transistors", *IEEE Trans Electron Dev.*, 57, 10, pp.2434-2439, 2010.
- [4] R. A. Sporea, et al., "Field Plate Optimization in Low-Power High-Gain Source-Gated Transistors", *IEEE Trans Electron Dev.*, vol. 59, 8, pp. 2180 – 2186, 2012.
- [5] J. M. Shannon, R. A. Sporea, S. Georgakopoulos, M. Shkunov, and S. R. P. Silva, "Low-Field Behavior of Source-Gated Transistors", *IEEE Trans. Electron Dev.*, vol. 60, pp. 2444–2449, 2013.
- [6] R. A. Sporea et al., O-254, p. 147, *Proc. ICFPE2014*, Beijing, China, 2014.
- [7] J. M. Shannon, *Applied Physics Letters*, 85 (2), 2004.
- [8] R. A. Sporea, J. M. Shannon, S. R. P. Silva, *Proc. DRC 2011*, Santa Barbara, USA, 2011.
- [9] A. S. Dahiya, et al., "Single-crystalline ZnO sheet Source-Gated Transistors", *Scientific Reports*, 6, 19232, 2016.
- [10] R. A. Sporea et al., *Proc. MRS2016*, Boston, USA, 2016.
- [11] R. A. Sporea, et al., "Source-gated transistors for order-of-magnitude performance improvements in thin-film digital circuits" *Sci. Reports* vol 4, 4295, 2014.